logo

SCIENCE CHINA Information Sciences, Volume 59, Issue 1: 012101(2016) https://doi.org/10.1007/s11432-015-5431-6

An introduction to CPU and DSP design in China

Weiwu HU1,2,4,*, Yifu ZHANG1,2,3, Jie FU1,2,3
More info
  • ReceivedJun 26, 2015
  • AcceptedAug 10, 2015
  • PublishedOct 29, 2015

Abstract

In recent years, China has witnessed considerable achievements in the production of domestically-designed CPUs and DSPs. Owing to fifteen years of hard work that began in 2001, significant progress has been made in Chinese domestic CPUs and DSPs, primarily represented by Loongson and ShenWei processors. Furthermore parts of the CPU design techniques are comparable to the world's most advanced designs. A special issue published in $Scientia$ $Sinica$ $Informationis$ in April 2015, is dedicated to exhibiting the technical advancements in Chinese domestically-designed CPUs and DSPs. The content in this issue describes the design and optimization of high performance processors and the key technologies in processor development; these include high-performance micro-architecture design, many-core and multi-core design, radiation hardening design, high-performance physical design, complex chip verification, and binary translation technology. We hope that the articles we collected will promote understanding of CPU/DSP progress in China. Moreover, we believe that the future of Chinese domestic CPU/DSP processors is quite promising.


Funded by

National HGJ Project(2010ZX01036-001-002)

National HGJ Project(2012ZX01029-001-002-002)

"source" : null , "contract" : "2013AA014301"}]

National HGJ Project(2014ZX01030101)

National HGJ Project(2009ZX01029-001-003)

National High Technology Research and Development Program of China(863 Program)

National Natural Science Foundation of China(61133004)

National Natural Science Foundation of China(61432016)

National Natural Science Foundation of China(61232009)

"source" : null , "contract" : "2012AA011002"

"source" : null , "contract" : "2012AA010901"

National Natural Science Foundation of China(61173001)

National Natural Science Foundation of China(61221062)

National HGJ Project(2009ZX01028-002-003)

National HGJ Project(2014ZX01020201)

National Natural Science Foundation of China(61222204)


Acknowledgment

Acknowledgments

This special issue would not have been possible without the contributions of many people. We sincerely thank all the authors for submitting their work to this special issue. This work was supported by National HGJ Project (Grant Nos. 2009ZX01028-002-003, 2009ZX01029-001-003, 2010ZX01036-001-002, 2012ZX01029-001-002-002, 2014ZX01020201, 2014ZX01030101), National Natural Science Foundation of China (Grant Nos. 61221062, 61133004, 61173001, 61232009, 61222204, 61432016) and National High Technology Research and Development Program of China (863 Program) (Grant Nos. 2012AA010901, 2012AA011002, 2013AA014301).


References

[1] Hu W W, Wang J, Gao X, et al. IEEE Micro, 2009, 29: 17-29 CrossRef Google Scholar

[2] Huang Y Q, Zhu Y, Ju P J, et al. J Softw, 2009, 20: 1077-1086 Google Scholar

[3] Yang X J, Yan X B, Xing Z C, et al. A 64-bit stream processor architecture for scientific applications. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, San Diego, 2007. 210--219. Google Scholar

[4] Hu W W, Xiao L M, An H. Sci Sin Inform, 2015, 45: 457-458 Google Scholar

[5] Hu W W, Jin G J, Wang W X, et al. Sci Sin Inform, 2015, 45: 459-479 CrossRef Google Scholar

[6] Wu R Y, Wang W X, Wang H D, et al. Sci Sin Inform, 2015, 45: 480-500 CrossRef Google Scholar

[7] Yang X, Fan Y C, Fan B X. Sci Sin Inform, 2015, 45: 501-512 CrossRef Google Scholar

[8] Hu X D, Yang J X, Zhu Y. Sci Sin Inform, 2015, 45: 513-522 CrossRef Google Scholar

[9] Zheng F, Xu Y, Li H L, et al. Sci Sin Inform, 2015, 45: 523-534 CrossRef Google Scholar

[10] Hu X D, Ju P J, Zhu Y, et al. Sci Sin Inform, 2015, 45: 535-547 CrossRef Google Scholar

[11] Wang X, Ke X M. Sci Sin Inform, 2015, 45: 548-559 CrossRef Google Scholar

[12] Chen S M, Liu S, Wan J H, et al. Sci Sin Inform, 2015, 45: 560-573 CrossRef Google Scholar

[13] Hong Y, Fang T L, Zhao B, et al. Sci Sin Inform, 2015, 45: 574-586 CrossRef Google Scholar

[14] Hu W W, Wang R, Chen Y J, et al. Godson-3B: a 1 GHz 40 W 8-core 128GFLOPS processor in 65 nm CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE, 2011. 76--78. Google Scholar

[15] Hu W W, Zhang Y F, Yang L, et al. Godson-3B1500: a 32 nm 1.35 GHz 40W 172.8 GFLOPS 8-core processor. In: Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE, 2013. 54--55. Google Scholar

[16] Hu W W, Yang L, Fan B X, et al. IEEE J Solid-State Circ, 2014, 49: 41-49 CrossRef Google Scholar

[17] Hu W W, Zhang F X, Li Z S. J Comput Sci Technol, 2005, 20: 243-249 CrossRef Google Scholar

[18] Lacoe R C. IEEE Trans Nucl Sci, 2008, 55: 1903-1925 CrossRef Google Scholar

[19] Mitra S, Seifert N, Zhang M, et al. Computer, 2005, 38: 43-52 Google Scholar

[20] Jung H, Ju M, Che H A. A theoretical framework for design space exploration of manycore processors. In: Proceedings of the 19th Annual IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, Singapore, 2011. 117--125. Google Scholar

[21] Duran A, Klemm M. The intel many integrated core architecture. In: Proceedings of International Conference on High Performance Computing and Simulation (HPCS), Madrid, 2012. 365--366. Google Scholar

[22] Seiler L, Carmean D, Sprangle E, et al. IEEE Micro, 2009, 29: 10-21 Google Scholar

[23] Lee Y, Avizienis R, Bishara A, et al. Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, San Jose, 2011. 129--140. Google Scholar

[24] Woh M, Seo S, Mahlke S, et al. AnySP: anytime anywhere anyway signal processing. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, Austin, 2009. 128--139. Google Scholar

[25] Rowen C, Nicolaescu D, Ravindran R. The world's fastest DSP core: breaking the 100 GMAC/s barrier. In: Proceedings of the 23rd Hot Chips Conference, Memorial Auditorium. Palo Alto: Standford University Press, 2011. 21--23. Google Scholar

[26] Zhao X W. DSP Application and Development Base on TMS320C6200 Series. Beijing: Publishing House of Posts & Telecom Press, 2002. 14--17. Google Scholar

[27] Liu S M, Luo Y J. DSP Principle and Application Design of ADSP TS20XS Series. Beijing: Publishing House of Electronics Industry, 2007. Google Scholar

[28] Texas Instruments Incorporated. Multicore Fixed and Floating-Point Digital Signal Processor. TMS320C6678, 2010. 14--15. Google Scholar

[29] Ottoni G, Hartin T, Weaver C, et al. Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel architecture. In: Proceedings of the 8th ACM International Conference on Computing Frontiers, New York, 2011, 26: 1--10. Google Scholar

[30] Chang X, Franke H, Ge Y, et al. Improving virtualization in the presence of software managed translation lookaside buffers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, 2013. 120--129. Google Scholar

[31] Hu W W, Liu Q, Wang J, et al. Efficient binary translation system with low hardware cost. In: Proceedings of IEEE International Conference on Computer Design, Lake Tahoe, 2009. 305--312. Google Scholar

[32] Bryant R E. J ACM, 1991, 38: 299-328 CrossRef Google Scholar

[33] Zhu Y, Chen C, Li Y Z, et al. J Comput Res Dev, 2014, 51: 1295-1303 Google Scholar

[34] Schubert K D, Roesner W, Ludden J M, et al. IBM J Res Dev, 2011, 55: 1-10 Google Scholar

[35] Sagahyroon A, Lakkaraj G, Karunaratne M. J Comput, 2012, 7: 2641-2649 Google Scholar

[36] Cyclos Semiconductor. Addressing the Power-Performance IC Design Conundrum-A Novel Clock Design Technique to Reduce Power and Increase Performance, 2012. Google Scholar

[37] Chattopadhyay A, Zilic Z. IEEE Trans VLSI Syst, 2012, 20: 523-536 CrossRef Google Scholar

Copyright 2019 Science China Press Co., Ltd. 《中国科学》杂志社有限责任公司 版权所有

京ICP备18024590号-1