logo

SCIENCE CHINA Information Sciences, Volume 60, Issue 12: 129401(2017) https://doi.org/10.1007/s11432-016-0711-y

A four-channel time-interleaved 30-GS/s 6-bit ADC in 0.18 $\mu$m SiGe BiCMOS technology

More info
  • ReceivedOct 29, 2016
  • AcceptedDec 12, 2016
  • PublishedFeb 24, 2017

Abstract

There is no abstract available for this article.


Acknowledgment

This work was supported in part by National High Technology Research and Development Program of China (863 Program) (Grant No. 2013AA011201) and Wuhan Research Institute of Posts and Telecommunications (WRI). We would like to thank Dr. Jiang Fan from WRI for his technical support.


References

[1] Signal folding in A/D converters. IEEE Trans Circuits Syst II, 2004, 51: c3-c3 CrossRef Google Scholar

[2] Kull L, Toifl T, Schmatz M, et al. 90 Gs/s 8 bit 667 mW 64x interleaved SAR ADC in 32 nm digital SOI CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference, San Francisco, 2014. 378--379. Google Scholar

[3] Wingender M, Chantier N, Nicolas S, et al. 12 Bit 1.5 GS/s L-Band ADC on 200 GHz SiGeC Technology. In: Proceedings of IEEE CIE International Conference on Radar, Chengdu, 2011. 265--268. Google Scholar

[4] Razavi B. Design Considerations for Interleaved ADCs. IEEE J Solid-State Circuits, 2013, 48: 1806-1817 CrossRef Google Scholar

[5] Wu D Y, Jiang F, Zhou L, et al. A 4 GS/s 8 bit ADC fabricated in 0.35 $\mu$m SiGe BiCMOS technology. In: Proceedings of Bipolar/BiCMOS Circuits and Technology Meeting, Bordeaux, 2013. 69--72. Google Scholar

[6] Bouvier Y, Ouslimani A, Konczykowska A. A 1-GSample/s, 15-GHz Input Bandwidth Master-Slave Track-and-Hold Amplifier in InP DHBT Technology. IEEE Trans Microwave Theor Techn, 2009, 57: 3181-3187 CrossRef ADS Google Scholar

[7] Lu Y, Kuo W L, Li X T, et al. An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier. In: Proceedings of Bipolar/BiCMOS Circuits and Technology Meeting, Santa Barbara, 2005. 148--151. Google Scholar

[8] Singh U, Garg A, Raghavan B. A 780 mW 4 $\times$ 28 Gb/s Transceiver for 100 GbE Gearbox PHY in 40 nm CMOS. IEEE J Solid-State Circuits, 2014, 49: 3116-3129 CrossRef Google Scholar

[9] Maloberti F. Date Converters. Berlin: Springer Press, 2007. 174--178. Google Scholar

  • Figure 1

    The overall architecture and measured results of the proposed ADC. (a) The overall architecture of the proposed ADC; (b) SFDR and ENOB versus input frequency.

Copyright 2019 Science China Press Co., Ltd. 《中国科学》杂志社有限责任公司 版权所有

京ICP备18024590号-1