logo

SCIENCE CHINA Information Sciences, Volume 60, Issue 10: 109401(2017) https://doi.org/10.1007/s11432-016-9046-4

Transistor level SCA-resistant scheme based on fluctuating power logic

More info
  • ReceivedDec 10, 2016
  • AcceptedFeb 23, 2017
  • PublishedJul 28, 2017

Abstract

There is no abstract available for this article.


Acknowledgment

This work was supported in part by National Natural Science Foundation of China (Grant Nos. 61173191, 61272491, 61309021, 61472357, 61571063), National Basic Research Program of China (973 Program) (Grant No. 2013CB338004), and Science and Technology on Communication Security Laboratory (Grant No. 9140C110602150C11053).


Supplement

Appendix A.


References

[1] Saravanan P, Kalpana P. An energy efficient XOR gate implementation resistant to power analysis attacks. J Eng Sci Tech, 2015, 10: 1275--1292. Google Scholar

[2] Mangard S, Oswald E, Popp T. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Berlin: Springer Science & Business Media, 2008. Google Scholar

[3] Moradi A, Kirschbaum M, Eisenbarth T. Masked dual-rail precharge logic encounters state-of-the-art power analysis methods. IEEE Trans VLSI Syst, 2012, 20: 1578-1589 CrossRef Google Scholar

[4] Kawaguchi H, Sakurai T. A reduced clock-swing flip-flop (RCSFF) for 63. Google Scholar

[5] Peiyi Zhao , Darwish T K, Bayoumi M A. High-performance and low power conditional discharge flip-flop. IEEE Trans VLSI Syst, 2004, 12: 477-484 CrossRef Google Scholar

Copyright 2019 Science China Press Co., Ltd. 《中国科学》杂志社有限责任公司 版权所有

京ICP备18024590号-1