logo

Journals Books
Advanced Search
Sign in Register

中文

SCIENTIA SINICA Informationis
Download PDF
SCIENTIA SINICA Informationis, Volume 45 , Issue 4 : 459-479(2015) https://doi.org/10.1360/N112014-00300

LoongISA for compatibility with mainstream instruction set architecture

WeiWu HU 1,2,*, GuoJie JIN 2, WenXiang WANG 1, XiaoChun ZHANG 1, HuanDong WANG 2
More info
  • AcceptedJan 8, 2015
  • PublishedApr 22, 2015
Previous Table of Contents Next
Share
Rating

Abstract


References

[1] Chernoff A, Herdeg M, Hookway R, et al. FX!32: a profile-directed binary translator. IEEE Micro, 1998, 18: 56-64. Google Scholar

[2] Baraz L, Devor T, Etzion O, et al. IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems. In: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, Washington, 2003. 191-201. Google Scholar

[3] Dehnert J C, Grant B K, Banning J P, et al. The Transmeta Code Morphing(TM) software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In: Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization, Washington, 2003. 15-24. Google Scholar

[4] Ebcioglu K, Altman E, Gschwind M, et al. Dynamic binary translation and optimization. IEEE Trans Comput, 2001, 50: 529-548. Google Scholar

[5] Greenhalgh P. Big. LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White Paper, 2011. Google Scholar

[6] Mars J, Tang L. Whare-map: heterogeneity in“homogeneous”warehouse-scale computers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, 2013. 619-630. Google Scholar

[7] DeVuyst M, Venkat A, Tullsen D M. Execution migration in a heterogeneous-ISA chip multiprocessor. In: Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems, New York, 2012. 261-272. Google Scholar

[8] Bellard F. QEMU, a fast and portable dynamic translator. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference, Anaheim, 2005. 41. Google Scholar

[9] Hu W, Wang J, Gao X, et al. Godson-3: a scalable multicore risc processor with x86 emulation. IEEE Micro, 2009, 29: 17-29. Google Scholar

[10] Moore R W, Baiocchi J A, Childers B R, et al. Addressing the challenges of DBT for the ARM architecture. In: Proceedings of the 2009 ACM SIG-PLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, New York, 2009. 147-156. Google Scholar

[11] Mittal A, Bansal D, Bansal S, et al. Efficient virtualization on embedded power architecture platforms. In: Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems, New York, 2013. 445-458. Google Scholar

[12] Ottoni G, Hartin T, Weaver C, et al. Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel architecture. In: Proceedings of the 8th ACM International Conference on Computing Frontiers, New York, 2011. 26: 1-10. Google Scholar

[13] Sridhar S, Shapiro J S, Northup E, et al. HDTrans: an open source, low-level dynamic instrumentation system. In: Proceedings of the 2nd International Conference on Virtual Execution Environments, New York, 2006. 175-185. Google Scholar

[14] Hiser J D, Williams D, Hu W, et al. Evaluating indirect branch handling mechanisms in software dynamic translation systems. In: Proceedings of the International Symposium on Code Generation and Optimization, Washington, 2007. 61-73. Google Scholar

[15] Chang X, Franke H, Ge Y, et al. Improving virtualization in the presence of software managed translation lookaside buffers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, 2013. 120-129. Google Scholar

[16] Hong D, Hsu C, Yew P, et al. Hqemu: a multi-threaded and retargetable dynamic binary translator on multicores. In: Proceedings of the 10th International Symposium on Code Generation and Optimization, New York, 2012. 104-113. Google Scholar

[17] Shen B, Hsu W, Yang W. A retargetable static binary translator for the ARM architecture. ACM Trans Architect Code Optimiz, 2014, 11: 1-25. Google Scholar

[18] Hu W, Liu Q, Wang J, et al. Efficient binary translation system with low hardware cost. In: Proceedings of IEEE International Conference on Computer Design, Lake Tahoe, 2009. 305-312. Google Scholar

[19] Ebcioglu K, Altman E. DAISY: dynamic compilation for 100% architectural compatibility. In: Proceedings of the 24th Annual International Symposium on Computer Architecture, New York, 1997. 26-37. Google Scholar

[20] Gschwind M, Altman E, Sathaye S, et al. Dynamic and transparent binary translation. IEEE Comput, 2000, 33: 54-59. Google Scholar